Linux premium71.web-hosting.com 4.18.0-513.11.1.lve.el8.x86_64 #1 SMP Thu Jan 18 16:21:02 UTC 2024 x86_64
LiteSpeed
Server IP : 198.187.29.8 & Your IP : 216.73.216.155
Domains :
Cant Read [ /etc/named.conf ]
User : cleahvkv
Terminal
Auto Root
Create File
Create Folder
Localroot Suggester
Backdoor Destroyer
Readme
/
usr /
include /
linux /
Delete
Unzip
Name
Size
Permission
Date
Action
android
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
byteorder
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
caif
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
can
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
cifs
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
dvb
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
genwqe
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
hdlc
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
hsi
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
iio
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
isdn
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
mmc
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
netfilter
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
netfilter_arp
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
netfilter_bridge
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
netfilter_ipv4
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
netfilter_ipv6
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
nfsd
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
raid
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
sched
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
spi
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
sunrpc
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
tc_act
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
tc_ematch
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
usb
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
wimax
[ DIR ]
drwxr-xr-x
2025-06-17 10:38
a.out.h
6.73
KB
-rw-r--r--
2025-05-28 17:19
acct.h
3.65
KB
-rw-r--r--
2025-05-28 17:19
adb.h
1.11
KB
-rw-r--r--
2025-05-28 17:19
adfs_fs.h
936
B
-rw-r--r--
2025-05-28 17:19
affs_hardblocks.h
1.51
KB
-rw-r--r--
2025-05-28 17:19
agpgart.h
3.85
KB
-rw-r--r--
2025-05-28 17:19
aio_abi.h
3.34
KB
-rw-r--r--
2025-05-28 17:19
am437x-vpfe.h
3.59
KB
-rw-r--r--
2025-05-28 17:19
apm_bios.h
3.6
KB
-rw-r--r--
2025-05-28 17:19
arcfb.h
213
B
-rw-r--r--
2025-05-28 17:19
arm_sdei.h
2.69
KB
-rw-r--r--
2025-05-28 17:19
aspeed-lpc-ctrl.h
1.74
KB
-rw-r--r--
2025-05-28 17:19
atalk.h
1023
B
-rw-r--r--
2025-05-28 17:19
atm.h
7.7
KB
-rw-r--r--
2025-05-28 17:19
atm_eni.h
648
B
-rw-r--r--
2025-05-28 17:19
atm_he.h
406
B
-rw-r--r--
2025-05-28 17:19
atm_idt77105.h
955
B
-rw-r--r--
2025-05-28 17:19
atm_nicstar.h
1.25
KB
-rw-r--r--
2025-05-28 17:19
atm_tcp.h
1.58
KB
-rw-r--r--
2025-05-28 17:19
atm_zatm.h
1.5
KB
-rw-r--r--
2025-05-28 17:19
atmapi.h
952
B
-rw-r--r--
2025-05-28 17:19
atmarp.h
1.27
KB
-rw-r--r--
2025-05-28 17:19
atmbr2684.h
3.19
KB
-rw-r--r--
2025-05-28 17:19
atmclip.h
576
B
-rw-r--r--
2025-05-28 17:19
atmdev.h
7.5
KB
-rw-r--r--
2025-05-28 17:19
atmioc.h
1.61
KB
-rw-r--r--
2025-05-28 17:19
atmlec.h
2.33
KB
-rw-r--r--
2025-05-28 17:19
atmmpc.h
4.13
KB
-rw-r--r--
2025-05-28 17:19
atmppp.h
639
B
-rw-r--r--
2025-05-28 17:19
atmsap.h
4.85
KB
-rw-r--r--
2025-05-28 17:19
atmsvc.h
1.81
KB
-rw-r--r--
2025-05-28 17:19
audit.h
19.92
KB
-rw-r--r--
2025-05-28 17:19
auto_dev-ioctl.h
4.87
KB
-rw-r--r--
2025-05-28 17:19
auto_fs.h
6.28
KB
-rw-r--r--
2025-05-28 17:19
auto_fs4.h
451
B
-rw-r--r--
2025-05-28 17:19
auxvec.h
1.56
KB
-rw-r--r--
2025-05-28 17:19
ax25.h
2.76
KB
-rw-r--r--
2025-05-28 17:19
b1lli.h
1.68
KB
-rw-r--r--
2025-05-28 17:19
batadv_packet.h
20.01
KB
-rw-r--r--
2025-05-28 17:19
batman_adv.h
11.7
KB
-rw-r--r--
2025-05-28 17:19
baycom.h
883
B
-rw-r--r--
2025-05-28 17:19
bcache.h
8.17
KB
-rw-r--r--
2025-05-28 17:19
bcm933xx_hcs.h
419
B
-rw-r--r--
2025-05-28 17:19
bfs_fs.h
1.85
KB
-rw-r--r--
2025-05-28 17:19
binfmts.h
628
B
-rw-r--r--
2025-05-28 17:19
blkpg.h
904
B
-rw-r--r--
2025-05-28 17:19
blktrace_api.h
4.59
KB
-rw-r--r--
2025-05-28 17:19
blkzoned.h
6.45
KB
-rw-r--r--
2025-05-28 17:19
bpf.h
223.3
KB
-rw-r--r--
2025-05-28 17:19
bpf_common.h
1.33
KB
-rw-r--r--
2025-05-28 17:19
bpf_perf_event.h
529
B
-rw-r--r--
2025-05-28 17:19
bpfilter.h
465
B
-rw-r--r--
2025-05-28 17:19
bpqether.h
981
B
-rw-r--r--
2025-05-28 17:19
bsg.h
2.44
KB
-rw-r--r--
2025-05-28 17:19
bt-bmc.h
572
B
-rw-r--r--
2025-05-28 17:19
btf.h
4.68
KB
-rw-r--r--
2025-05-28 17:19
btrfs.h
28.24
KB
-rw-r--r--
2025-05-28 17:19
btrfs_tree.h
24.69
KB
-rw-r--r--
2025-05-28 17:19
can.h
7.7
KB
-rw-r--r--
2025-05-28 17:19
capability.h
13.2
KB
-rw-r--r--
2025-05-28 17:19
capi.h
3.05
KB
-rw-r--r--
2025-05-28 17:19
cciss_defs.h
3.2
KB
-rw-r--r--
2025-05-28 17:19
cciss_ioctl.h
2.7
KB
-rw-r--r--
2025-05-28 17:19
cdrom.h
28.18
KB
-rw-r--r--
2025-05-28 17:19
cec-funcs.h
52.64
KB
-rw-r--r--
2025-05-28 17:19
cec.h
36.81
KB
-rw-r--r--
2025-05-28 17:19
cfm_bridge.h
1.42
KB
-rw-r--r--
2025-05-28 17:19
cgroupstats.h
2.17
KB
-rw-r--r--
2025-05-28 17:19
chio.h
5.22
KB
-rw-r--r--
2025-05-28 17:19
close_range.h
377
B
-rw-r--r--
2025-05-28 17:19
cm4000_cs.h
1.76
KB
-rw-r--r--
2025-05-28 17:19
cn_proc.h
3.38
KB
-rw-r--r--
2025-05-28 17:19
coda.h
17.09
KB
-rw-r--r--
2025-05-28 17:19
coda_psdev.h
783
B
-rw-r--r--
2025-05-28 17:19
coff.h
12.18
KB
-rw-r--r--
2025-05-28 17:19
connector.h
2.2
KB
-rw-r--r--
2025-05-28 17:19
const.h
788
B
-rw-r--r--
2025-05-28 17:19
coresight-stm.h
674
B
-rw-r--r--
2025-05-28 17:19
cramfs_fs.h
3.47
KB
-rw-r--r--
2025-05-28 17:19
cryptouser.h
3.31
KB
-rw-r--r--
2025-05-28 17:19
cuda.h
905
B
-rw-r--r--
2025-05-28 17:19
cyclades.h
16.71
KB
-rw-r--r--
2025-05-28 17:19
cycx_cfm.h
2.92
KB
-rw-r--r--
2025-05-28 17:19
dcbnl.h
24.65
KB
-rw-r--r--
2025-05-28 17:19
dccp.h
6.29
KB
-rw-r--r--
2025-05-28 17:19
devlink.h
21.05
KB
-rw-r--r--
2025-05-28 17:19
dlm.h
2.49
KB
-rw-r--r--
2025-05-28 17:19
dlm_device.h
2.48
KB
-rw-r--r--
2025-05-28 17:19
dlm_netlink.h
1.13
KB
-rw-r--r--
2025-05-28 17:19
dlm_plock.h
894
B
-rw-r--r--
2025-05-28 17:19
dlmconstants.h
4.96
KB
-rw-r--r--
2025-05-28 17:19
dm-ioctl.h
11.13
KB
-rw-r--r--
2025-05-28 17:19
dm-log-userspace.h
14.83
KB
-rw-r--r--
2025-05-28 17:19
dma-buf.h
5.12
KB
-rw-r--r--
2025-05-28 17:19
dn.h
4.53
KB
-rw-r--r--
2025-05-28 17:19
dqblk_xfs.h
9.03
KB
-rw-r--r--
2025-05-28 17:19
edd.h
5.47
KB
-rw-r--r--
2025-05-28 17:19
efs_fs_sb.h
2.17
KB
-rw-r--r--
2025-05-28 17:19
elf-em.h
2.14
KB
-rw-r--r--
2025-05-28 17:19
elf-fdpic.h
1.1
KB
-rw-r--r--
2025-05-28 17:19
elf.h
13.16
KB
-rw-r--r--
2025-05-28 17:19
elfcore.h
2.92
KB
-rw-r--r--
2025-05-28 17:19
errno.h
23
B
-rw-r--r--
2025-05-28 17:19
errqueue.h
1.44
KB
-rw-r--r--
2025-05-28 17:19
erspan.h
1.03
KB
-rw-r--r--
2025-05-28 17:19
ethtool.h
81.89
KB
-rw-r--r--
2025-05-28 17:19
ethtool_netlink.h
22.29
KB
-rw-r--r--
2025-05-28 17:19
eventpoll.h
2.67
KB
-rw-r--r--
2025-05-28 17:19
fadvise.h
842
B
-rw-r--r--
2025-05-28 17:19
falloc.h
3.5
KB
-rw-r--r--
2025-05-28 17:19
fanotify.h
5.22
KB
-rw-r--r--
2025-05-28 17:19
fb.h
16.09
KB
-rw-r--r--
2025-05-28 17:19
fcntl.h
4.08
KB
-rw-r--r--
2025-05-28 17:19
fd.h
11.4
KB
-rw-r--r--
2025-05-28 17:19
fdreg.h
5.29
KB
-rw-r--r--
2025-05-28 17:19
fib_rules.h
1.99
KB
-rw-r--r--
2025-05-28 17:19
fiemap.h
2.71
KB
-rw-r--r--
2025-05-28 17:19
filter.h
2.16
KB
-rw-r--r--
2025-05-28 17:19
firewire-cdev.h
42.86
KB
-rw-r--r--
2025-05-28 17:19
firewire-constants.h
3.16
KB
-rw-r--r--
2025-05-28 17:19
flat.h
2.1
KB
-rw-r--r--
2025-05-28 17:19
fou.h
694
B
-rw-r--r--
2025-05-28 17:19
fpga-dfl.h
8.52
KB
-rw-r--r--
2025-05-28 17:19
fs.h
13.11
KB
-rw-r--r--
2025-05-28 17:19
fsl_hypervisor.h
7.13
KB
-rw-r--r--
2025-05-28 17:19
fsmap.h
4.29
KB
-rw-r--r--
2025-05-28 17:19
fuse.h
22.92
KB
-rw-r--r--
2025-05-28 17:19
futex.h
4.88
KB
-rw-r--r--
2025-05-28 17:19
gameport.h
897
B
-rw-r--r--
2025-05-28 17:19
gen_stats.h
1.49
KB
-rw-r--r--
2025-05-28 17:19
genetlink.h
2.12
KB
-rw-r--r--
2025-05-28 17:19
gfs2_ondisk.h
14.4
KB
-rw-r--r--
2025-05-28 17:19
gigaset_dev.h
1.41
KB
-rw-r--r--
2025-05-28 17:19
gpio.h
6.59
KB
-rw-r--r--
2025-05-28 17:19
gsmmux.h
1.02
KB
-rw-r--r--
2025-05-28 17:19
gtp.h
681
B
-rw-r--r--
2025-05-28 17:19
hash_info.h
921
B
-rw-r--r--
2025-05-28 17:19
hdlc.h
637
B
-rw-r--r--
2025-05-28 17:19
hdlcdrv.h
2.84
KB
-rw-r--r--
2025-05-28 17:19
hdreg.h
22.17
KB
-rw-r--r--
2025-05-28 17:19
hid.h
1.86
KB
-rw-r--r--
2025-05-28 17:19
hiddev.h
6.2
KB
-rw-r--r--
2025-05-28 17:19
hidraw.h
1.95
KB
-rw-r--r--
2025-05-28 17:19
hpet.h
743
B
-rw-r--r--
2025-05-28 17:19
hsr_netlink.h
1.06
KB
-rw-r--r--
2025-05-28 17:19
hw_breakpoint.h
742
B
-rw-r--r--
2025-05-28 17:19
hyperv.h
10.89
KB
-rw-r--r--
2025-05-28 17:19
hysdn_if.h
1.35
KB
-rw-r--r--
2025-05-28 17:19
i2c-dev.h
2.55
KB
-rw-r--r--
2025-05-28 17:19
i2c.h
6.96
KB
-rw-r--r--
2025-05-28 17:19
i2o-dev.h
11.28
KB
-rw-r--r--
2025-05-28 17:19
i8k.h
1.49
KB
-rw-r--r--
2025-05-28 17:19
icmp.h
2.91
KB
-rw-r--r--
2025-05-28 17:19
icmpv6.h
3.94
KB
-rw-r--r--
2025-05-28 17:19
idxd.h
8.22
KB
-rw-r--r--
2025-05-28 17:19
if.h
10.65
KB
-rw-r--r--
2025-05-28 17:19
if_addr.h
1.84
KB
-rw-r--r--
2025-05-28 17:19
if_addrlabel.h
721
B
-rw-r--r--
2025-05-28 17:19
if_alg.h
946
B
-rw-r--r--
2025-05-28 17:19
if_arcnet.h
3.63
KB
-rw-r--r--
2025-05-28 17:19
if_arp.h
6.42
KB
-rw-r--r--
2025-05-28 17:19
if_bonding.h
5.17
KB
-rw-r--r--
2025-05-28 17:19
if_bridge.h
19.06
KB
-rw-r--r--
2025-05-28 17:19
if_cablemodem.h
986
B
-rw-r--r--
2025-05-28 17:19
if_eql.h
1.32
KB
-rw-r--r--
2025-05-28 17:19
if_ether.h
8.05
KB
-rw-r--r--
2025-05-28 17:19
if_fc.h
1.7
KB
-rw-r--r--
2025-05-28 17:19
if_fddi.h
3.66
KB
-rw-r--r--
2025-05-28 17:19
if_frad.h
2.95
KB
-rw-r--r--
2025-05-28 17:19
if_hippi.h
4.14
KB
-rw-r--r--
2025-05-28 17:19
if_infiniband.h
1.22
KB
-rw-r--r--
2025-05-28 17:19
if_link.h
30.28
KB
-rw-r--r--
2025-05-28 17:19
if_ltalk.h
210
B
-rw-r--r--
2025-05-28 17:19
if_macsec.h
5.7
KB
-rw-r--r--
2025-05-28 17:19
if_packet.h
7.73
KB
-rw-r--r--
2025-05-28 17:19
if_phonet.h
424
B
-rw-r--r--
2025-05-28 17:19
if_plip.h
660
B
-rw-r--r--
2025-05-28 17:19
if_ppp.h
29
B
-rw-r--r--
2025-05-28 17:19
if_pppol2tp.h
3.21
KB
-rw-r--r--
2025-05-28 17:19
if_pppox.h
4.76
KB
-rw-r--r--
2025-05-28 17:19
if_slip.h
872
B
-rw-r--r--
2025-05-28 17:19
if_team.h
2.54
KB
-rw-r--r--
2025-05-28 17:19
if_tun.h
4
KB
-rw-r--r--
2025-05-28 17:19
if_tunnel.h
4.41
KB
-rw-r--r--
2025-05-28 17:19
if_vlan.h
1.79
KB
-rw-r--r--
2025-05-28 17:19
if_x25.h
881
B
-rw-r--r--
2025-05-28 17:19
if_xdp.h
2.94
KB
-rw-r--r--
2025-05-28 17:19
ife.h
351
B
-rw-r--r--
2025-05-28 17:19
igmp.h
2.99
KB
-rw-r--r--
2025-05-28 17:19
ila.h
1.22
KB
-rw-r--r--
2025-05-28 17:19
in.h
9.78
KB
-rw-r--r--
2025-05-28 17:19
in6.h
7.26
KB
-rw-r--r--
2025-05-28 17:19
in_route.h
936
B
-rw-r--r--
2025-05-28 17:19
inet_diag.h
4.56
KB
-rw-r--r--
2025-05-28 17:19
inotify.h
3.21
KB
-rw-r--r--
2025-05-28 17:19
input-event-codes.h
27.94
KB
-rw-r--r--
2025-05-28 17:19
input.h
15.61
KB
-rw-r--r--
2025-05-28 17:19
io_uring.h
6.06
KB
-rw-r--r--
2025-05-28 17:19
ioctl.h
163
B
-rw-r--r--
2025-05-28 17:19
iommu.h
4.79
KB
-rw-r--r--
2025-05-28 17:19
ip.h
4.62
KB
-rw-r--r--
2025-05-28 17:19
ip6_tunnel.h
1.91
KB
-rw-r--r--
2025-05-28 17:19
ip_vs.h
13.31
KB
-rw-r--r--
2025-05-28 17:19
ipc.h
2.05
KB
-rw-r--r--
2025-05-28 17:19
ipmi.h
15.08
KB
-rw-r--r--
2025-05-28 17:19
ipmi_bmc.h
464
B
-rw-r--r--
2025-05-28 17:19
ipmi_msgdefs.h
3.35
KB
-rw-r--r--
2025-05-28 17:19
ipmi_ssif_bmc.h
441
B
-rw-r--r--
2025-05-28 17:19
ipsec.h
947
B
-rw-r--r--
2025-05-28 17:19
ipv6.h
3.87
KB
-rw-r--r--
2025-05-28 17:19
ipv6_route.h
1.86
KB
-rw-r--r--
2025-05-28 17:19
ipx.h
2.29
KB
-rw-r--r--
2025-05-28 17:19
irqnr.h
104
B
-rw-r--r--
2025-05-28 17:19
isdn.h
5.64
KB
-rw-r--r--
2025-05-28 17:19
isdn_divertif.h
1.17
KB
-rw-r--r--
2025-05-28 17:19
isdn_ppp.h
1.88
KB
-rw-r--r--
2025-05-28 17:19
isdnif.h
2.31
KB
-rw-r--r--
2025-05-28 17:19
iso_fs.h
6.33
KB
-rw-r--r--
2025-05-28 17:19
isst_if.h
5.26
KB
-rw-r--r--
2025-05-28 17:19
ivtv.h
2.95
KB
-rw-r--r--
2025-05-28 17:19
ivtvfb.h
1.18
KB
-rw-r--r--
2025-05-28 17:19
jffs2.h
6.85
KB
-rw-r--r--
2025-05-28 17:19
joystick.h
3.35
KB
-rw-r--r--
2025-05-28 17:19
kcm.h
822
B
-rw-r--r--
2025-05-28 17:19
kcmp.h
522
B
-rw-r--r--
2025-05-28 17:19
kcov.h
1.07
KB
-rw-r--r--
2025-05-28 17:19
kd.h
6.11
KB
-rw-r--r--
2025-05-28 17:19
kdev_t.h
383
B
-rw-r--r--
2025-05-28 17:19
kernel-page-flags.h
900
B
-rw-r--r--
2025-05-28 17:19
kernel.h
438
B
-rw-r--r--
2025-05-28 17:19
kernelcapi.h
1019
B
-rw-r--r--
2025-05-28 17:19
kexec.h
1.79
KB
-rw-r--r--
2025-05-28 17:19
keyboard.h
12.48
KB
-rw-r--r--
2025-05-28 17:19
keyctl.h
3.42
KB
-rw-r--r--
2025-05-28 17:19
kfd_ioctl.h
28.14
KB
-rw-r--r--
2025-05-28 17:19
kfd_sysfs.h
4.25
KB
-rw-r--r--
2025-05-28 17:19
kvm.h
60.12
KB
-rw-r--r--
2025-05-28 17:19
kvm_para.h
1001
B
-rw-r--r--
2025-05-28 17:19
l2tp.h
5.46
KB
-rw-r--r--
2025-05-28 17:19
libc-compat.h
8.09
KB
-rw-r--r--
2025-05-28 17:19
lightnvm.h
4.92
KB
-rw-r--r--
2025-05-28 17:19
limits.h
937
B
-rw-r--r--
2025-05-28 17:19
lirc.h
7.63
KB
-rw-r--r--
2025-05-28 17:19
llc.h
3.09
KB
-rw-r--r--
2025-05-28 17:19
loop.h
3.42
KB
-rw-r--r--
2025-05-28 17:19
lp.h
4.09
KB
-rw-r--r--
2025-05-28 17:19
lwtunnel.h
2.13
KB
-rw-r--r--
2025-05-28 17:19
magic.h
3.45
KB
-rw-r--r--
2025-05-28 17:19
major.h
4.6
KB
-rw-r--r--
2025-05-28 17:19
map_to_7segment.h
7.08
KB
-rw-r--r--
2025-05-28 17:19
matroxfb.h
1.43
KB
-rw-r--r--
2025-05-28 17:19
max2175.h
1.01
KB
-rw-r--r--
2025-05-28 17:19
mdio.h
16.87
KB
-rw-r--r--
2025-05-28 17:19
media-bus-format.h
6.26
KB
-rw-r--r--
2025-05-28 17:19
media.h
11.12
KB
-rw-r--r--
2025-05-28 17:19
mei.h
3.39
KB
-rw-r--r--
2025-05-28 17:19
membarrier.h
7.71
KB
-rw-r--r--
2025-05-28 17:19
memfd.h
1.29
KB
-rw-r--r--
2025-05-28 17:19
mempolicy.h
2.18
KB
-rw-r--r--
2025-05-28 17:19
meye.h
2.47
KB
-rw-r--r--
2025-05-28 17:19
mic_common.h
6.37
KB
-rw-r--r--
2025-05-28 17:19
mic_ioctl.h
2.2
KB
-rw-r--r--
2025-05-28 17:19
mii.h
9.27
KB
-rw-r--r--
2025-05-28 17:19
minix_fs.h
2.07
KB
-rw-r--r--
2025-05-28 17:19
mman.h
1.35
KB
-rw-r--r--
2025-05-28 17:19
mmtimer.h
2.07
KB
-rw-r--r--
2025-05-28 17:19
module.h
255
B
-rw-r--r--
2025-05-28 17:19
mount.h
4.44
KB
-rw-r--r--
2025-05-28 17:19
mpls.h
2.25
KB
-rw-r--r--
2025-05-28 17:19
mpls_iptunnel.h
761
B
-rw-r--r--
2025-05-28 17:19
mptcp.h
5.48
KB
-rw-r--r--
2025-05-28 17:19
mqueue.h
2.15
KB
-rw-r--r--
2025-05-28 17:19
mroute.h
5.3
KB
-rw-r--r--
2025-05-28 17:19
mroute6.h
4.47
KB
-rw-r--r--
2025-05-28 17:19
mrp_bridge.h
1.67
KB
-rw-r--r--
2025-05-28 17:19
msdos_fs.h
6.8
KB
-rw-r--r--
2025-05-28 17:19
msg.h
3.29
KB
-rw-r--r--
2025-05-28 17:19
mtio.h
7.98
KB
-rw-r--r--
2025-05-28 17:19
n_r3964.h
2.35
KB
-rw-r--r--
2025-05-28 17:19
nbd-netlink.h
2.35
KB
-rw-r--r--
2025-05-28 17:19
nbd.h
2.95
KB
-rw-r--r--
2025-05-28 17:19
ncsi.h
3.79
KB
-rw-r--r--
2025-05-28 17:19
ndctl.h
6.71
KB
-rw-r--r--
2025-05-28 17:19
neighbour.h
5.02
KB
-rw-r--r--
2025-05-28 17:19
net.h
2.04
KB
-rw-r--r--
2025-05-28 17:19
net_dropmon.h
2.85
KB
-rw-r--r--
2025-05-28 17:19
net_namespace.h
715
B
-rw-r--r--
2025-05-28 17:19
net_tstamp.h
5.67
KB
-rw-r--r--
2025-05-28 17:19
netconf.h
614
B
-rw-r--r--
2025-05-28 17:19
netdevice.h
2.2
KB
-rw-r--r--
2025-05-28 17:19
netfilter.h
1.78
KB
-rw-r--r--
2025-05-28 17:19
netfilter_arp.h
445
B
-rw-r--r--
2025-05-28 17:19
netfilter_bridge.h
1.14
KB
-rw-r--r--
2025-05-28 17:19
netfilter_decnet.h
1.93
KB
-rw-r--r--
2025-05-28 17:19
netfilter_ipv4.h
2.12
KB
-rw-r--r--
2025-05-28 17:19
netfilter_ipv6.h
2.14
KB
-rw-r--r--
2025-05-28 17:19
netlink.h
11.23
KB
-rw-r--r--
2025-05-28 17:19
netlink_diag.h
1.49
KB
-rw-r--r--
2025-05-28 17:19
netrom.h
807
B
-rw-r--r--
2025-05-28 17:19
nexthop.h
1.5
KB
-rw-r--r--
2025-05-28 17:19
nfc.h
10.95
KB
-rw-r--r--
2025-05-28 17:19
nfs.h
4.39
KB
-rw-r--r--
2025-05-28 17:19
nfs2.h
1.43
KB
-rw-r--r--
2025-05-28 17:19
nfs3.h
2.4
KB
-rw-r--r--
2025-05-28 17:19
nfs4.h
6.44
KB
-rw-r--r--
2025-05-28 17:19
nfs4_mount.h
1.89
KB
-rw-r--r--
2025-05-28 17:19
nfs_fs.h
1.6
KB
-rw-r--r--
2025-05-28 17:19
nfs_idmap.h
2.19
KB
-rw-r--r--
2025-05-28 17:19
nfs_mount.h
2.09
KB
-rw-r--r--
2025-05-28 17:19
nfsacl.h
718
B
-rw-r--r--
2025-05-28 17:19
nilfs2_api.h
7.41
KB
-rw-r--r--
2025-05-28 17:19
nilfs2_ondisk.h
17.61
KB
-rw-r--r--
2025-05-28 17:19
nitro_enclaves.h
12.84
KB
-rw-r--r--
2025-05-28 17:19
nl80211.h
327.41
KB
-rw-r--r--
2025-05-28 17:19
nsfs.h
639
B
-rw-r--r--
2025-05-28 17:19
nubus.h
8
KB
-rw-r--r--
2025-05-28 17:19
nvme_ioctl.h
2.06
KB
-rw-r--r--
2025-05-28 17:19
nvram.h
532
B
-rw-r--r--
2025-05-28 17:19
omap3isp.h
20.36
KB
-rw-r--r--
2025-05-28 17:19
omapfb.h
5.78
KB
-rw-r--r--
2025-05-28 17:19
oom.h
511
B
-rw-r--r--
2025-05-28 17:19
openat2.h
1.26
KB
-rw-r--r--
2025-05-28 17:19
openvswitch.h
39.24
KB
-rw-r--r--
2025-05-28 17:19
packet_diag.h
1.63
KB
-rw-r--r--
2025-05-28 17:19
param.h
141
B
-rw-r--r--
2025-05-28 17:19
parport.h
3.56
KB
-rw-r--r--
2025-05-28 17:19
patchkey.h
892
B
-rw-r--r--
2025-05-28 17:19
pci.h
1.35
KB
-rw-r--r--
2025-05-28 17:19
pci_regs.h
56.47
KB
-rw-r--r--
2025-05-28 17:19
pcitest.h
711
B
-rw-r--r--
2025-05-28 17:19
perf_event.h
39.63
KB
-rw-r--r--
2025-05-28 17:19
personality.h
2.05
KB
-rw-r--r--
2025-05-28 17:19
pfkeyv2.h
10.32
KB
-rw-r--r--
2025-05-28 17:19
pfrut.h
7.8
KB
-rw-r--r--
2025-05-28 17:19
pg.h
2.34
KB
-rw-r--r--
2025-05-28 17:19
phantom.h
1.62
KB
-rw-r--r--
2025-05-28 17:19
phonet.h
4.57
KB
-rw-r--r--
2025-05-28 17:19
pkt_cls.h
18.08
KB
-rw-r--r--
2025-05-28 17:19
pkt_sched.h
29.59
KB
-rw-r--r--
2025-05-28 17:19
pktcdvd.h
2.62
KB
-rw-r--r--
2025-05-28 17:19
pmu.h
5.19
KB
-rw-r--r--
2025-05-28 17:19
poll.h
22
B
-rw-r--r--
2025-05-28 17:19
posix_acl.h
1.22
KB
-rw-r--r--
2025-05-28 17:19
posix_acl_xattr.h
1.09
KB
-rw-r--r--
2025-05-28 17:19
posix_types.h
1.07
KB
-rw-r--r--
2025-05-28 17:19
ppdev.h
3.14
KB
-rw-r--r--
2025-05-28 17:19
ppp-comp.h
2.47
KB
-rw-r--r--
2025-05-28 17:19
ppp-ioctl.h
5.35
KB
-rw-r--r--
2025-05-28 17:19
ppp_defs.h
4.99
KB
-rw-r--r--
2025-05-28 17:19
pps.h
4.62
KB
-rw-r--r--
2025-05-28 17:19
pr.h
1.05
KB
-rw-r--r--
2025-05-28 17:19
prctl.h
7.83
KB
-rw-r--r--
2025-05-28 17:19
psample.h
2.22
KB
-rw-r--r--
2025-05-28 17:19
psci.h
4.23
KB
-rw-r--r--
2025-05-28 17:19
psp-sev.h
4.48
KB
-rw-r--r--
2025-05-28 17:19
ptp_clock.h
7.28
KB
-rw-r--r--
2025-05-28 17:19
ptrace.h
3.59
KB
-rw-r--r--
2025-05-28 17:19
qemu_fw_cfg.h
2.41
KB
-rw-r--r--
2025-05-28 17:19
qnx4_fs.h
2.27
KB
-rw-r--r--
2025-05-28 17:19
qnxtypes.h
624
B
-rw-r--r--
2025-05-28 17:19
qrtr.h
893
B
-rw-r--r--
2025-05-28 17:19
quota.h
6.14
KB
-rw-r--r--
2025-05-28 17:19
radeonfb.h
360
B
-rw-r--r--
2025-05-28 17:19
random.h
1.34
KB
-rw-r--r--
2025-05-28 17:19
raw.h
365
B
-rw-r--r--
2025-05-28 17:19
rds.h
9.08
KB
-rw-r--r--
2025-05-28 17:19
reboot.h
1.31
KB
-rw-r--r--
2025-05-28 17:19
reiserfs_fs.h
775
B
-rw-r--r--
2025-05-28 17:19
reiserfs_xattr.h
533
B
-rw-r--r--
2025-05-28 17:19
resource.h
2.29
KB
-rw-r--r--
2025-05-28 17:19
rfkill.h
6.45
KB
-rw-r--r--
2025-05-28 17:19
rio_cm_cdev.h
3.17
KB
-rw-r--r--
2025-05-28 17:19
rio_mport_cdev.h
9.11
KB
-rw-r--r--
2025-05-28 17:19
romfs_fs.h
1.21
KB
-rw-r--r--
2025-05-28 17:19
rose.h
2.18
KB
-rw-r--r--
2025-05-28 17:19
route.h
2.28
KB
-rw-r--r--
2025-05-28 17:19
rpmsg.h
544
B
-rw-r--r--
2025-05-28 17:19
rseq.h
4.79
KB
-rw-r--r--
2025-05-28 17:19
rtc.h
3.92
KB
-rw-r--r--
2025-05-28 17:19
rtnetlink.h
19.73
KB
-rw-r--r--
2025-05-28 17:19
rxrpc.h
4.96
KB
-rw-r--r--
2025-05-28 17:19
scc.h
4.49
KB
-rw-r--r--
2025-05-28 17:19
sched.h
2.73
KB
-rw-r--r--
2025-05-28 17:19
scif_ioctl.h
6.23
KB
-rw-r--r--
2025-05-28 17:19
screen_info.h
2.42
KB
-rw-r--r--
2025-05-28 17:19
sctp.h
35.15
KB
-rw-r--r--
2025-05-28 17:19
sdla.h
2.77
KB
-rw-r--r--
2025-05-28 17:19
seccomp.h
2.2
KB
-rw-r--r--
2025-05-28 17:19
securebits.h
2.64
KB
-rw-r--r--
2025-05-28 17:19
sed-opal.h
3.2
KB
-rw-r--r--
2025-05-28 17:19
seg6.h
1.14
KB
-rw-r--r--
2025-05-28 17:19
seg6_genl.h
589
B
-rw-r--r--
2025-05-28 17:19
seg6_hmac.h
423
B
-rw-r--r--
2025-05-28 17:19
seg6_iptunnel.h
927
B
-rw-r--r--
2025-05-28 17:19
seg6_local.h
2.01
KB
-rw-r--r--
2025-05-28 17:19
selinux_netlink.h
1.17
KB
-rw-r--r--
2025-05-28 17:19
sem.h
2.97
KB
-rw-r--r--
2025-05-28 17:19
serial.h
3.78
KB
-rw-r--r--
2025-05-28 17:19
serial_core.h
6.1
KB
-rw-r--r--
2025-05-28 17:19
serial_reg.h
15.13
KB
-rw-r--r--
2025-05-28 17:19
serio.h
1.99
KB
-rw-r--r--
2025-05-28 17:19
sev-guest.h
2.25
KB
-rw-r--r--
2025-05-28 17:19
shm.h
3.7
KB
-rw-r--r--
2025-05-28 17:19
signal.h
388
B
-rw-r--r--
2025-05-28 17:19
signalfd.h
1.2
KB
-rw-r--r--
2025-05-28 17:19
smc.h
8.31
KB
-rw-r--r--
2025-05-28 17:19
smc_diag.h
2.66
KB
-rw-r--r--
2025-05-28 17:19
smiapp.h
1.03
KB
-rw-r--r--
2025-05-28 17:19
snmp.h
13.34
KB
-rw-r--r--
2025-05-28 17:19
sock_diag.h
1.27
KB
-rw-r--r--
2025-05-28 17:19
socket.h
901
B
-rw-r--r--
2025-05-28 17:19
sockios.h
5.96
KB
-rw-r--r--
2025-05-28 17:19
sonet.h
2.24
KB
-rw-r--r--
2025-05-28 17:19
sonypi.h
5.18
KB
-rw-r--r--
2025-05-28 17:19
sound.h
1.21
KB
-rw-r--r--
2025-05-28 17:19
soundcard.h
44.96
KB
-rw-r--r--
2025-05-28 17:19
stat.h
6.2
KB
-rw-r--r--
2025-05-28 17:19
stddef.h
1.5
KB
-rw-r--r--
2025-05-28 17:19
stm.h
1.25
KB
-rw-r--r--
2025-05-28 17:19
string.h
238
B
-rw-r--r--
2025-05-28 17:19
suspend_ioctls.h
1.4
KB
-rw-r--r--
2025-05-28 17:19
swab.h
6.76
KB
-rw-r--r--
2025-05-28 17:19
switchtec_ioctl.h
5.14
KB
-rw-r--r--
2025-05-28 17:19
sync_file.h
2.82
KB
-rw-r--r--
2025-05-28 17:19
synclink.h
8.77
KB
-rw-r--r--
2025-05-28 17:19
sysctl.h
25.24
KB
-rw-r--r--
2025-05-28 17:19
sysinfo.h
1.02
KB
-rw-r--r--
2025-05-28 17:19
target_core_user.h
4.52
KB
-rw-r--r--
2025-05-28 17:19
taskstats.h
7.01
KB
-rw-r--r--
2025-05-28 17:19
tcp.h
9.69
KB
-rw-r--r--
2025-05-28 17:19
tcp_metrics.h
1.51
KB
-rw-r--r--
2025-05-28 17:19
tdx-guest.h
1.27
KB
-rw-r--r--
2025-05-28 17:19
tee.h
12.86
KB
-rw-r--r--
2025-05-28 17:19
termios.h
506
B
-rw-r--r--
2025-05-28 17:19
thermal.h
3.23
KB
-rw-r--r--
2025-05-28 17:19
time.h
1.71
KB
-rw-r--r--
2025-05-28 17:19
time_types.h
1.15
KB
-rw-r--r--
2025-05-28 17:19
timerfd.h
936
B
-rw-r--r--
2025-05-28 17:19
times.h
278
B
-rw-r--r--
2025-05-28 17:19
timex.h
6.25
KB
-rw-r--r--
2025-05-28 17:19
tiocl.h
1.69
KB
-rw-r--r--
2025-05-28 17:19
tipc.h
8.62
KB
-rw-r--r--
2025-05-28 17:19
tipc_config.h
14.36
KB
-rw-r--r--
2025-05-28 17:19
tipc_netlink.h
9.17
KB
-rw-r--r--
2025-05-28 17:19
tipc_sockets_diag.h
468
B
-rw-r--r--
2025-05-28 17:19
tls.h
4.19
KB
-rw-r--r--
2025-05-28 17:19
toshiba.h
1.88
KB
-rw-r--r--
2025-05-28 17:19
tty.h
1.55
KB
-rw-r--r--
2025-05-28 17:19
tty_flags.h
4.42
KB
-rw-r--r--
2025-05-28 17:19
types.h
1.44
KB
-rw-r--r--
2025-05-28 17:19
udf_fs_i.h
697
B
-rw-r--r--
2025-05-28 17:19
udp.h
1.62
KB
-rw-r--r--
2025-05-28 17:19
uhid.h
4.54
KB
-rw-r--r--
2025-05-28 17:19
uinput.h
9.04
KB
-rw-r--r--
2025-05-28 17:19
uio.h
732
B
-rw-r--r--
2025-05-28 17:19
uleds.h
798
B
-rw-r--r--
2025-05-28 17:19
ultrasound.h
4.46
KB
-rw-r--r--
2025-05-28 17:19
un.h
384
B
-rw-r--r--
2025-05-28 17:19
unistd.h
220
B
-rw-r--r--
2025-05-28 17:19
unix_diag.h
1.22
KB
-rw-r--r--
2025-05-28 17:19
usbdevice_fs.h
8.12
KB
-rw-r--r--
2025-05-28 17:19
usbip.h
640
B
-rw-r--r--
2025-05-28 17:19
userfaultfd.h
7.59
KB
-rw-r--r--
2025-05-28 17:19
userio.h
1.48
KB
-rw-r--r--
2025-05-28 17:19
utime.h
215
B
-rw-r--r--
2025-05-28 17:19
utsname.h
669
B
-rw-r--r--
2025-05-28 17:19
uuid.h
1.32
KB
-rw-r--r--
2025-05-28 17:19
uvcvideo.h
2.57
KB
-rw-r--r--
2025-05-28 17:19
v4l2-common.h
4.08
KB
-rw-r--r--
2025-05-28 17:19
v4l2-controls.h
50.56
KB
-rw-r--r--
2025-05-28 17:19
v4l2-dv-timings.h
30.82
KB
-rw-r--r--
2025-05-28 17:19
v4l2-mediabus.h
4.98
KB
-rw-r--r--
2025-05-28 17:19
v4l2-subdev.h
5.95
KB
-rw-r--r--
2025-05-28 17:19
vbox_err.h
7.09
KB
-rw-r--r--
2025-05-28 17:19
vbox_vmmdev_types.h
8.16
KB
-rw-r--r--
2025-05-28 17:19
vboxguest.h
8.52
KB
-rw-r--r--
2025-05-28 17:19
vdpa.h
1.39
KB
-rw-r--r--
2025-05-28 17:19
version.h
430
B
-rw-r--r--
2025-05-28 17:20
veth.h
224
B
-rw-r--r--
2025-05-28 17:19
vfio.h
51
KB
-rw-r--r--
2025-05-28 17:19
vfio_ccw.h
1.29
KB
-rw-r--r--
2025-05-28 17:19
vfio_zdev.h
2.48
KB
-rw-r--r--
2025-05-28 17:19
vhost.h
6.27
KB
-rw-r--r--
2025-05-28 17:19
vhost_types.h
3.9
KB
-rw-r--r--
2025-05-28 17:19
videodev2.h
88.61
KB
-rw-r--r--
2025-05-28 17:19
virtio_9p.h
1.99
KB
-rw-r--r--
2025-05-28 17:19
virtio_balloon.h
5.15
KB
-rw-r--r--
2025-05-28 17:19
virtio_blk.h
6.64
KB
-rw-r--r--
2025-05-28 17:19
virtio_bt.h
772
B
-rw-r--r--
2025-05-28 17:19
virtio_config.h
3.91
KB
-rw-r--r--
2025-05-28 17:19
virtio_console.h
3.06
KB
-rw-r--r--
2025-05-28 17:19
virtio_crypto.h
13.55
KB
-rw-r--r--
2025-05-28 17:19
virtio_fs.h
572
B
-rw-r--r--
2025-05-28 17:19
virtio_gpu.h
11.19
KB
-rw-r--r--
2025-05-28 17:19
virtio_ids.h
3.19
KB
-rw-r--r--
2025-05-28 17:19
virtio_input.h
2.45
KB
-rw-r--r--
2025-05-28 17:19
virtio_iommu.h
3.69
KB
-rw-r--r--
2025-05-28 17:19
virtio_mem.h
6.99
KB
-rw-r--r--
2025-05-28 17:19
virtio_mmio.h
4.85
KB
-rw-r--r--
2025-05-28 17:19
virtio_net.h
10.3
KB
-rw-r--r--
2025-05-28 17:19
virtio_pci.h
7.23
KB
-rw-r--r--
2025-05-28 17:19
virtio_ring.h
7.32
KB
-rw-r--r--
2025-05-28 17:19
virtio_rng.h
265
B
-rw-r--r--
2025-05-28 17:19
virtio_scsi.h
5.89
KB
-rw-r--r--
2025-05-28 17:19
virtio_snd.h
9.09
KB
-rw-r--r--
2025-05-28 17:19
virtio_types.h
2.1
KB
-rw-r--r--
2025-05-28 17:19
virtio_vsock.h
3.01
KB
-rw-r--r--
2025-05-28 17:19
vm_sockets.h
6.34
KB
-rw-r--r--
2025-05-28 17:19
vm_sockets_diag.h
963
B
-rw-r--r--
2025-05-28 17:19
vmcore.h
431
B
-rw-r--r--
2025-05-28 17:19
vsockmon.h
1.84
KB
-rw-r--r--
2025-05-28 17:19
vt.h
2.99
KB
-rw-r--r--
2025-05-28 17:19
vtpm_proxy.h
1.68
KB
-rw-r--r--
2025-05-28 17:19
wait.h
682
B
-rw-r--r--
2025-05-28 17:19
wanrouter.h
453
B
-rw-r--r--
2025-05-28 17:19
watchdog.h
2.28
KB
-rw-r--r--
2025-05-28 17:19
wimax.h
8.17
KB
-rw-r--r--
2025-05-28 17:19
wireless.h
41.7
KB
-rw-r--r--
2025-05-28 17:19
wmi.h
1.84
KB
-rw-r--r--
2025-05-28 17:19
x25.h
3.48
KB
-rw-r--r--
2025-05-28 17:19
xattr.h
2.79
KB
-rw-r--r--
2025-05-28 17:19
xdp_diag.h
1.43
KB
-rw-r--r--
2025-05-28 17:19
xfrm.h
11.71
KB
-rw-r--r--
2025-05-28 17:19
xilinx-v4l2-controls.h
2.91
KB
-rw-r--r--
2025-05-28 17:19
zorro.h
3.22
KB
-rw-r--r--
2025-05-28 17:19
zorro_ids.h
29.26
KB
-rw-r--r--
2025-05-28 17:19
Save
Rename
/* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */ /* * V4L2 DV timings header. * * Copyright (C) 2012-2016 Hans Verkuil <hans.verkuil@cisco.com> * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * version 2 as published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU * General Public License for more details. */ #ifndef _V4L2_DV_TIMINGS_H #define _V4L2_DV_TIMINGS_H #if __GNUC__ < 4 || (__GNUC__ == 4 && (__GNUC_MINOR__ < 6)) /* Sadly gcc versions older than 4.6 have a bug in how they initialize anonymous unions where they require additional curly brackets. This violates the C1x standard. This workaround adds the curly brackets if needed. */ #define V4L2_INIT_BT_TIMINGS(_width, args...) \ { .bt = { _width , ## args } } #else #define V4L2_INIT_BT_TIMINGS(_width, args...) \ .bt = { _width , ## args } #endif /* CEA-861-F timings (i.e. standard HDTV timings) */ #define V4L2_DV_BT_CEA_640X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 25175000, 16, 96, 48, 10, 2, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 1) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X480I59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 1, 0, \ 13500000, 19, 62, 57, 4, 3, 15, 4, 3, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 6) \ } #define V4L2_DV_BT_CEA_720X480P59_94 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 480, 0, 0, \ 27000000, 16, 62, 60, 9, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 2) \ } /* Note: these are the nominal timings, for HDMI links this format is typically * double-clocked to meet the minimum pixelclock requirements. */ #define V4L2_DV_BT_CEA_720X576I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 1, 0, \ 13500000, 12, 63, 69, 2, 3, 19, 2, 3, 20, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_PICTURE_ASPECT | V4L2_DV_FL_HAS_CEA861_VIC, \ { 4, 3 }, 21) \ } #define V4L2_DV_BT_CEA_720X576P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 576, 0, 0, \ 27000000, 12, 64, 68, 5, 5, 39, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_PICTURE_ASPECT | \ V4L2_DV_FL_HAS_CEA861_VIC, { 4, 3 }, 17) \ } #define V4L2_DV_BT_CEA_1280X720P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 59400000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 60) \ } #define V4L2_DV_BT_CEA_1280X720P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 2420, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 61) \ } #define V4L2_DV_BT_CEA_1280X720P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 1760, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 62) \ } #define V4L2_DV_BT_CEA_1280X720P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 440, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 19) \ } #define V4L2_DV_BT_CEA_1280X720P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 720, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 110, 40, 220, 5, 5, 20, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 4) \ } #define V4L2_DV_BT_CEA_1920X1080P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 638, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 32) \ } #define V4L2_DV_BT_CEA_1920X1080P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 33) \ } #define V4L2_DV_BT_CEA_1920X1080P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 34) \ } #define V4L2_DV_BT_CEA_1920X1080I50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 528, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 20) \ } #define V4L2_DV_BT_CEA_1920X1080P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 528, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 31) \ } #define V4L2_DV_BT_CEA_1920X1080I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 74250000, 88, 44, 148, 2, 5, 15, 2, 5, 16, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | \ V4L2_DV_FL_HALF_LINE | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 5) \ } #define V4L2_DV_BT_CEA_1920X1080P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1080, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 88, 44, 148, 4, 5, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 16) \ } #define V4L2_DV_BT_CEA_3840X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1276, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 93, 3) \ } #define V4L2_DV_BT_CEA_3840X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC | \ V4L2_DV_FL_HAS_HDMI_VIC, { 0, 0 }, 94, 2) \ } #define V4L2_DV_BT_CEA_3840X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 95, 1) \ } #define V4L2_DV_BT_CEA_3840X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 1056, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 96) \ } #define V4L2_DV_BT_CEA_3840X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(3840, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 176, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 97) \ } #define V4L2_DV_BT_CEA_4096X2160P24 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 1020, 88, 296, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC | V4L2_DV_FL_HAS_HDMI_VIC, \ { 0, 0 }, 98, 4) \ } #define V4L2_DV_BT_CEA_4096X2160P25 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 99) \ } #define V4L2_DV_BT_CEA_4096X2160P30 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 297000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 100) \ } #define V4L2_DV_BT_CEA_4096X2160P50 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 968, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_IS_CE_VIDEO | V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 101) \ } #define V4L2_DV_BT_CEA_4096X2160P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 594000000, 88, 88, 128, 8, 10, 72, 0, 0, 0, \ V4L2_DV_BT_STD_CEA861, \ V4L2_DV_FL_CAN_REDUCE_FPS | V4L2_DV_FL_IS_CE_VIDEO | \ V4L2_DV_FL_HAS_CEA861_VIC, { 0, 0 }, 102) \ } /* VESA Discrete Monitor Timings as per version 1.0, revision 12 */ #define V4L2_DV_BT_DMT_640X350P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 350, 0, V4L2_DV_HSYNC_POS_POL, \ 31500000, 32, 64, 96, 32, 3, 60, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 31500000, 32, 64, 96, 1, 3, 41, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_720X400P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 400, 0, V4L2_DV_VSYNC_POS_POL, \ 35500000, 36, 72, 108, 1, 3, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* VGA resolutions */ #define V4L2_DV_BT_DMT_640X480P60 V4L2_DV_BT_CEA_640X480P59_94 #define V4L2_DV_BT_DMT_640X480P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 24, 40, 128, 9, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 31500000, 16, 64, 120, 1, 3, 16, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_640X480P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(640, 480, 0, 0, \ 36000000, 56, 56, 80, 1, 3, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } /* SVGA resolutions */ #define V4L2_DV_BT_DMT_800X600P56 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 36000000, 24, 72, 128, 1, 2, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 40000000, 40, 128, 88, 1, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P72 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 50000000, 56, 120, 64, 37, 6, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 49500000, 16, 80, 160, 1, 3, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 56250000, 32, 64, 152, 1, 3, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_800X600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(800, 600, 0, V4L2_DV_HSYNC_POS_POL, \ 73250000, 48, 32, 80, 3, 4, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_848X480P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(848, 480, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 33750000, 16, 112, 112, 6, 8, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768I43 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 1, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 44900000, 8, 176, 56, 0, 4, 20, 0, 4, 21, \ V4L2_DV_BT_STD_DMT, 0) \ } /* XGA resolutions */ #define V4L2_DV_BT_DMT_1024X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 65000000, 24, 136, 160, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, 0, \ 75000000, 24, 136, 144, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 78750000, 16, 96, 176, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 94500000, 48, 96, 208, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1024X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1024, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 115500000, 48, 32, 80, 3, 4, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* XGA+ resolution */ #define V4L2_DV_BT_DMT_1152X864P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1152, 864, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 64, 128, 256, 1, 3, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X720P60 V4L2_DV_BT_CEA_1280X720P60 /* WXGA resolutions */ #define V4L2_DV_BT_DMT_1280X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 68250000, 48, 32, 80, 3, 7, 12, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 79500000, 64, 128, 192, 3, 7, 20, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 102250000, 80, 128, 208, 3, 7, 27, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_VSYNC_POS_POL, \ 117500000, 80, 136, 216, 3, 7, 31, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 140250000, 48, 32, 80, 3, 7, 35, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 71000000, 48, 32, 80, 3, 6, 14, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X800P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 83500000, 72, 128, 200, 3, 6, 22, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 128, 208, 3, 6, 29, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_VSYNC_POS_POL, \ 122500000, 80, 136, 216, 3, 6, 34, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1280X800P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 800, 0, V4L2_DV_HSYNC_POS_POL, \ 146250000, 48, 32, 80, 3, 6, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1280X960P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 96, 112, 312, 1, 3, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 148500000, 64, 160, 224, 1, 3, 47, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X960P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 960, 0, V4L2_DV_HSYNC_POS_POL, \ 175500000, 48, 32, 80, 3, 4, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA resolutions */ #define V4L2_DV_BT_DMT_1280X1024P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 48, 112, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 135000000, 16, 144, 248, 1, 3, 38, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 157500000, 64, 160, 224, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1280X1024P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1280, 1024, 0, V4L2_DV_HSYNC_POS_POL, \ 187250000, 48, 32, 80, 3, 7, 50, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1360X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 64, 112, 256, 3, 6, 18, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1360X768P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1360, 768, 0, V4L2_DV_HSYNC_POS_POL, \ 148250000, 48, 32, 80, 3, 5, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1366X768P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 85500000, 70, 143, 213, 3, 3, 24, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1366X768P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1366, 768, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 72000000, 14, 56, 64, 1, 3, 28, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* SXGA+ resolutions */ #define V4L2_DV_BT_DMT_1400X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 101000000, 48, 32, 80, 3, 4, 23, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1400X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 121750000, 88, 144, 232, 3, 4, 32, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 156000000, 104, 144, 248, 3, 4, 42, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 179500000, 104, 152, 256, 3, 4, 48, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1400X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1400, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 208000000, 48, 32, 80, 3, 4, 55, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WXGA+ resolutions */ #define V4L2_DV_BT_DMT_1440X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 88750000, 48, 32, 80, 3, 6, 17, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1440X900P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 106500000, 80, 152, 232, 3, 6, 25, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 136750000, 96, 152, 248, 3, 6, 33, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_VSYNC_POS_POL, \ 157000000, 104, 152, 256, 3, 6, 39, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1440X900P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1440, 900, 0, V4L2_DV_HSYNC_POS_POL, \ 182750000, 48, 32, 80, 3, 6, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1600X900P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 900, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 108000000, 24, 80, 96, 1, 3, 96, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* UXGA resolutions */ #define V4L2_DV_BT_DMT_1600X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P65 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 175500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P70 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 189000000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 202500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 229500000, 64, 192, 304, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1600X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1600, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 268250000, 48, 32, 80, 3, 4, 64, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* WSXGA+ resolutions */ #define V4L2_DV_BT_DMT_1680X1050P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 119000000, 48, 32, 80, 3, 6, 21, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1680X1050P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 146250000, 104, 176, 280, 3, 6, 30, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 187000000, 120, 176, 296, 3, 6, 40, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_VSYNC_POS_POL, \ 214750000, 128, 176, 304, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1680X1050P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1680, 1050, 0, V4L2_DV_HSYNC_POS_POL, \ 245500000, 48, 32, 80, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1792X1344P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 204750000, 128, 200, 328, 1, 3, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_VSYNC_POS_POL, \ 261000000, 96, 216, 352, 1, 3, 69, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1792X1344P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1792, 1344, 0, V4L2_DV_HSYNC_POS_POL, \ 333250000, 48, 32, 80, 3, 4, 72, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1856X1392P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 218250000, 96, 224, 352, 1, 3, 43, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_VSYNC_POS_POL, \ 288000000, 128, 224, 352, 1, 3, 104, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1856X1392P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1856, 1392, 0, V4L2_DV_HSYNC_POS_POL, \ 356500000, 48, 32, 80, 3, 4, 75, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1080P60 V4L2_DV_BT_CEA_1920X1080P60 /* WUXGA resolutions */ #define V4L2_DV_BT_DMT_1920X1200P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 154000000, 48, 32, 80, 3, 6, 26, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1200P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 193250000, 136, 200, 336, 3, 6, 36, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 245250000, 136, 208, 344, 3, 6, 46, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_VSYNC_POS_POL, \ 281250000, 144, 208, 352, 3, 6, 53, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_1920X1200P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1200, 0, V4L2_DV_HSYNC_POS_POL, \ 317000000, 48, 32, 80, 3, 6, 62, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_1920X1440P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 234000000, 128, 208, 344, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_VSYNC_POS_POL, \ 297000000, 144, 224, 352, 1, 3, 56, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, 0) \ } #define V4L2_DV_BT_DMT_1920X1440P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(1920, 1440, 0, V4L2_DV_HSYNC_POS_POL, \ 380500000, 48, 32, 80, 3, 4, 78, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2048X1152P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2048, 1152, 0, \ V4L2_DV_HSYNC_POS_POL | V4L2_DV_VSYNC_POS_POL, \ 162000000, 26, 80, 96, 1, 3, 44, 0, 0, 0, \ V4L2_DV_BT_STD_DMT, V4L2_DV_FL_REDUCED_BLANKING) \ } /* WQXGA resolutions */ #define V4L2_DV_BT_DMT_2560X1600P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 268500000, 48, 32, 80, 3, 6, 37, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_2560X1600P60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 348500000, 192, 280, 472, 3, 6, 49, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P75 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 443250000, 208, 280, 488, 3, 6, 63, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P85 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_VSYNC_POS_POL, \ 505250000, 208, 280, 488, 3, 6, 73, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, 0) \ } #define V4L2_DV_BT_DMT_2560X1600P120_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(2560, 1600, 0, V4L2_DV_HSYNC_POS_POL, \ 552750000, 48, 32, 80, 3, 6, 85, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* 4K resolutions */ #define V4L2_DV_BT_DMT_4096X2160P60_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556744000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } #define V4L2_DV_BT_DMT_4096X2160P59_94_RB { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(4096, 2160, 0, V4L2_DV_HSYNC_POS_POL, \ 556188000, 8, 32, 40, 48, 8, 6, 0, 0, 0, \ V4L2_DV_BT_STD_DMT | V4L2_DV_BT_STD_CVT, \ V4L2_DV_FL_REDUCED_BLANKING) \ } /* SDI timings definitions */ /* SMPTE-125M */ #define V4L2_DV_BT_SDI_720X487I60 { \ .type = V4L2_DV_BT_656_1120, \ V4L2_INIT_BT_TIMINGS(720, 487, 1, \ V4L2_DV_HSYNC_POS_POL, \ 13500000, 16, 121, 0, 0, 19, 0, 0, 19, 0, \ V4L2_DV_BT_STD_SDI, \ V4L2_DV_FL_FIRST_FIELD_EXTRA_LINE) \ } #endif